View of Clock-Gated Dual Edge-Triggered Flip-Flop Architectures for Low-Power VLSI Systems

Return to Article Details Clock-Gated Dual Edge-Triggered Flip-Flop Architectures for Low-Power VLSI Systems Download Download PDF