

Winner-Take-All Circuits in Neuromorphic Computing

Aniruddh Sutar¹, Shruti Oza², Aparna Patil³

^{1,2,3}Bharati Vidyapeeth (Deemed to be University) College of Engineering, Pune, India-411043

*Corresponding Author: theanirex@gmail.com

Peer Review Information	Abstract
Type: Article Received: 30 March 2026 Revised: 25 April 2026 Accepted: 03 June 2026 Published: 22 June 2026	The increase in computational demands of Artificial Intelligence (AI) has exposed the limitations of conventional computing architectures in terms of power efficiency and scalability. Neuromorphic computing provides an alternative inspired by biological neural systems in the form of event-driven, parallel, and energy-efficient computation. Within the neuromorphic architectures, Winner-Take-All (WTA) circuits play a critical role by allowing competition and decision making in information. This review paper discusses neuromorphic computing concepts with a focus on WTA circuit architectures. Keywords: Artificial Intelligence; Neuromorphic Computing; Winner-Take-All Circuit; Brain-Inspired Computing; Neural Network Hardware; Intelligent Computing Systems.

How to Cite This Article

Sutar, A., Oza, S., & Patil, A. (2026). Winner-Take-All Circuits in Neuromorphic Computing. *International Journal of Advanced Scientific Research and Engineering Trends*, 10(1s), 40–44.

Introduction

The rapid growth of artificial intelligence (AI) has exposed fundamental limitations of conventional computing architectures. Modern processors based on the von Neumann model rely on frequent data transfers between physically separated memory and processing units, leading to excessive energy consumption [1]. With the end of Dennard scaling [2], further transistor miniaturization no longer yields proportional reductions in power density [3], making large-scale AI systems inefficient. These challenges have led to the search for alternative computing paradigms that can deliver high computational efficiency while having strict power constraints.

Neuromorphic computing has emerged as a promising approach to address these challenges. It draws inspiration from the structure and operation of biological neural systems. Neuromorphic systems emphasize local computation, distributed memory, massive parallelism, and event-driven communication using spikes. Computation is triggered only by relevant events, reducing redundant operations and unnecessary data transfers [4].

A key principle behind efficient neural computation is competition among neurons. In biological neural circuits, weaker or redundant responses are suppressed, ensuring that only a small set of neurons is active at any given time. This mechanism is referred to as lateral inhibition. It promotes sparse neural representations that improve robustness and reduce redundancy [5]. The Winner-Take-All (WTA) circuits are the electronic representation of this biology. They allow multiple inputs or neurons to compete and select the strongest responses while suppressing others [6]. WTA circuits enable efficient feature selection and decision making.

WTA circuits have evolved from voltage-mode designs using comparators toward current-mode architectures that utilize MOS current summation [7]. Modern neuromorphic WTA designs predominantly operate in the subthreshold (weak inversion) region, leveraging exponential current–voltage characteristics to closely mimic biological neural dynamics while achieving ultra-low, nanowatt-scale power dissipation [8] [9].

The objective of this review is to provide a structured and comprehensive overview of Winner-Take-All circuits in the context of neuromorphic computing.

The paper is organized as follows. Section 2 introduces the fundamental principle of Winner-Take-All (WTA) circuits and presents a classification of major WTA architectures used in neuromorphic computing. Section 3 discusses the applications of WTA circuits and a comparative analysis of types of WTA circuits. Finally, the paper concludes by summarizing key observations and outlining remaining challenges and future research directions.

Winner-Take-All Circuits: Principle and Classification

In neuromorphic computing, WTA circuits serve as fundamental computational blocks for decision making, feature selection, and redundancy reduction. Depending on the circuit architecture, WTA circuit receives multiple analog or spiking inputs and produces an output that represents either a single dominant winner or a graded set of responses [7]. The core principle of the WTA circuit is the resource competition. Here multiple inputs compete for a shared resource such as current or voltage. The input having the largest magnitude captures a larger portion of this resource, and other inputs get suppressed.




Fig. 1. A Conventional WTA circuit (redrawn from [10])

Figure 1 shows a conventional WTA circuit consisting of NMOS transistors. In this circuit, the two cells compete through the shared node V_c . When an input current (e.g. I_{in1}) is applied to Cell 1, transistor $M3$ conducts the current, causing the output voltage V_{w1} to rise. This increase feeds back through $M1$, strengthening Cell 1's contribution to V_c . Since both cells sense and influence V_c , the cell with the larger input current reinforces itself while suppressing the other, leaving only the strongest input active and making the circuit operate as a current-mode comparator.

WTA circuits can be broadly classified based on the following parameters: signal type (voltage-mode versus current-mode), and competitive behavior (hard-WTA versus soft-WTA).

Voltage-Mode WTA circuit

In these circuits, input signals are represented as voltages and compared using voltage-domain elements such as comparators and operational amplifiers. The winning input is the one with the highest voltage level. Voltage-Mode WTA circuits eliminate the need for conversion circuitry when interfacing with other signal-processing ICs [11]. These circuits are energy efficient as they use capacitive elements to store information whereas the current-mode WTA circuit require a continuous power supply.




Fig. 2. A Voltage-mode WTA circuit (redrawn from [12])

Current-Mode WTA circuit

In current-mode WTA circuits, currents are present in the form of input. Competition is done through current summation and redistribution using differential pairs and shared bias currents. The winning input draws the largest share of the available bias current [7]. current-mode circuits are well suited for operation in the subthreshold region.




Fig. 3. A Current-mode WTA circuit (redrawn from [12])

Hard-WTA and Soft-WTA circuit

This classification is based on the competitive behavior of WTA circuits. In hard-WTA circuits, a single input is selected as the winner, and all other outputs are fully suppressed. This behavior is required in tasks where strict selection is important [13]. A soft-WTA circuit allows multiple winners at the same time using local inhibition [8]. It is possible to modulate the range of competition by adjusting inhibitory control voltages. This provides more accuracy in complex classification scenarios.

Applications

- **Feature Extraction in Vision Sensors:** WTA circuits help event-driven vision sensors pick important pixels while suppressing background noise. This allows neuromorphic cameras to quickly focus on moving or important objects, allowing efficient real-time object detection and tracking [14].
- **Classification in Neural Networks:** In spiking neural networks, WTA circuits select the most active neuron to represent a pattern. This reduces redundant activity and supports energy-efficient competitive learning [6].
- **Image Processing:** WTA circuits pick up the strongest pixel values and suppress the weaker ones. This helps clean up images, sharpen edges, and separate objects from the background for tracking [6].
- **Sequence Memory and Decision-Making:** Neuromorphic processors use WTA circuits to enforce single-winner selection in recurrent networks, enabling stable sequential memory formation and robust decision making [15].

Comparative Analysis

Table 1 gives a comparative analysis of types of WTA circuits based on their operation, advantages, and limitations.

Table 1. Comparative Analysis of types of WTA Circuits

Circuit Type	Description & Operation	Key Advantages	Limitations & Trade-offs
Voltage-Mode WTA	Signals are represented as voltages; winner selection is based on voltage comparison.	Easy integration with voltage-based circuits; moderate energy efficiency.	Often requires internal current comparators to achieve precise state flipping [6].
Current-Mode WTA	Signals are represented as currents that compete through a shared node, often in subthreshold operation.	Compact, scalable, and well suited for low-power designs.	Prone to “corner errors” when inputs are similar. Interconnection parasitics can limit operation speed [9].
Hard-WTA	Strong competition ensures only the most stimulated neuron responds.	Simple and decisive selection.	Less biologically realistic; does not support distributed sensory encoding [13].
Soft-WTA	Allows multiple winners with outputs proportional to input strength via lateral feedback.	Robust, graded responses and improved accuracy.	Parameter tuning (e.g., diffusion constants) is more complex than in hard-WTA systems [14].

Conclusion

Winner-Take-All (WTA) circuits are essential to building blocks in neuromorphic computing, enabling competition, decision making, and sparse signal representation. Inspired by biological lateral inhibition, they efficiently suppress redundant activity and improve energy efficiency. This review has classified major WTA architectures, including voltage-mode, current-mode, hard-WTA, and soft-WTA. Despite their advantages, WTA circuits face practical challenges related to scalability, power efficiency, and robustness. Sensitivity to device mismatch, parasitic effects, and parameter tuning introduces trade-offs between precision, stability, and implementation simplicity in real-world designs. Continued research on robust and scalable WTA designs will be critical for future neuromorphic hardware.

References

1. Q. F. Ou, B. S. Xiong, L. Yu, J. Wen, L. Wang, and Y. Tong, “In-Memory Logic Operations and Neuromorphic Computing in Non-Volatile Random Access Memory,” *Materials*, vol. 13, no. 16, p. 3532, Aug. 2020, doi: 10.3390/MA13163532.
2. M. Bohr, “A 30 Year Retrospective on Dennard’s MOSFET Scaling Paper,” *IEEE Solid-State Circuits Newsletter*, vol. 12, no. 1, pp. 11–13, Feb. 2009, doi: 10.1109/N-SSC.2007.4785534.
3. M. Horowitz, “1.1 Computing’s energy problem (and what we can do about it),” *Dig. Tech. Pap. IEEE Int. Solid. State. Circuits Conf.*, vol. 57, pp. 10–14, 2014, doi: 10.1109/ISSCC.2014.6757323.
4. G. Indiveri *et al.*, “Neuromorphic silicon neuron circuits,” *Front. Neurosci.*, vol. 5, no. MAY, 2011, doi: 10.3389/FNINS.2011.00073.
5. L. Xiao and J. Liu, “Lateral Inhibition Underlying Suppression of Neuronal Activity and Sparse Coding,” *Journal of Image and Graphics*, 2015, doi: 10.18178/JOIG.3.2.144-148.

6. M. Zyarah and D. Kudithipudi, "Voltage Mode Winner-Take-All Circuit for Neuromorphic Systems," Jul. 2025, doi: 10.1145/nnnnnnnn.nnnnnnnn.
7. J. Lazzaro, S. Ryckebusch, M. A. Mahowald, and C. A. Mead, "Winner-Take-All Networks of $O(N)$ Complexity," *Adv. Neural Inf. Process. Syst.*, vol. 1, 1988.
8. G. Indiveri, "A current-mode hysteretic Winner-take-all network, with excitatory and inhibitory coupling," *Analog Integr. Circuits Signal Process.*, vol. 28, no. 3, pp. 279–291, Sep. 2001, doi: 10.1023/A:1011208127849.
9. E. Rahiminejad and H. Aminzadeh, "Winner-Take-All and Loser-Take-All Circuits: Architectures, Applications and Analytical Comparison," *Chips 2023, Vol. 2, Pages 262-278*, vol. 2, no. 4, pp. 262–278, Nov. 2023, doi: 10.3390/CHIPS2040016.
10. M. Akbari, T. I. Chou, and K. T. Tang, "An adjustable 0.3 V current winner-take-all circuit for analogue neural networks," *Electron. Lett.*, vol. 57, no. 18, pp. 685–687, Aug. 2021, doi: 10.1049/ELL2.12156.
11. Y. Fang, M. A. Cohen, and T. G. Kincaid, "Dynamics of a winner-take-all neural network," *Neural Networks*, vol. 9, no. 7, pp. 1141–1154, 1996, doi: 10.1016/0893-6080(96)00019-6.
12. M. Soleimani, S. Toofan, and M. Yargholi, "High-Swing, High-Resolution, Low-Power, Low-Area Voltage-Mode LTA/WTa Circuits," *Journal of Circuits, Systems and Computers*, vol. 24, no. 7, Aug. 2015, doi: 10.1142/S0218126615501030.
13. Cui *et al.*, "Intrinsic Lateral Inhibition Facilitates Winner-Take-All in Domain Wall Racetrack Arrays for Neuromorphic Computing," *Proceedings - IEEE International Symposium on Circuits and Systems*, vol. 2022-May, pp. 316–320, 2022, doi: 10.1109/ISCAS48785.2022.9937784.
14. G. Indiveri, "Neuromorphic VLSI Models of Selective Attention: From Single Chip Vision Sensors to Multi-chip Systems," *Sensors (Basel)*, vol. 8, no. 9, p. 5352, 2008, doi: 10.3390/S8085352.
15. R. Kreiser, D. Aathmani, N. Qiao, G. Indiveri, and Y. Sandamirskaya, "Organizing sequential memory in a neuromorphic device using dynamic neural fields," *Front. Neurosci.*, vol. 12, no. NOV, p. 407706, Nov. 2018, doi: 10.3389/FNINS.2018.00717/BIBTEX