Archives available at journals.mriindia.com

International Journal on Advanced Electrical and Computer Engineering

ISSN: 2349-9338

Volume 15 Issue 01, 2026

Recent Trends in Semiconductor Manufacturing: Focus on 2nm and 3nm Chip Design

[1]Shantanu Ashtekar, [2]Suhani Deshmukh
[1,2] Dr. J. J. Magdum College of Engineering, Jaysingpur, India
Email: [1]shantanuashtekar.etc@jjmcoe.ac.in, [2]suhani.deshmukh@jjmcoe.ac.in

Peer Review Information

Submission: 13 April 2026

Revision: 05 May 2026

Acceptance: 23 May 2026

Keywords

Component, Formatting, Style, Styling, Insert.

Abstract

The semiconductor industry is undergoing rapid transformation driven by the demand for high-performance, energy-efficient, and compact electronic devices. One of the most significant advancements in this domain is the transition toward advanced technology nodes, particularly 3nm and emerging 2nm chip designs. These nanoscale technologies enable the integration of a higher number of transistors within a limited area, thereby enhancing computational speed while reducing power consumption.

This review paper explores recent trends in semiconductor manufacturing with a specific focus on 2nm and 3nm process technologies. It highlights key innovations such as Extreme Ultraviolet (EUV) lithography, which enables precise patterning at atomic scales, and the shift from FinFET to Gate-All-Around Field-Effect Transistors (GAAFET), which improves electrostatic control and reduces leakage currents. Additionally, the study examines the growing role of artificial intelligence in chip design optimization and the adoption of advanced materials to overcome the physical limitations of traditional silicon-based technologies.

Furthermore, the paper discusses the practical applications of these advanced chips in areas such as artificial intelligence, high-performance computing, mobile devices, and next-generation communication systems. Despite these advancements, several challenges persist, including high fabrication costs, thermal management issues, and increasing process complexity.

The review concludes by emphasizing that the evolution from 3nm to 2nm technology represents a critical milestone in semiconductor engineering, paving the way for more efficient, powerful, and scalable electronic systems while also setting the foundation for future innovations beyond conventional scaling limits.

Introduction

Semiconductors play a fundamental role in modern technology, forming the backbone of devices ranging from smartphones and laptops to advanced artificial intelligence (AI) systems and high-performance computing platforms. Over the past few decades, the semiconductor industry has experienced continuous growth driven by the need for faster processing speeds, lower power consumption, and increased device miniaturization.

This progress has largely been guided by scaling trends, where the size of transistors is reduced to pack more components onto a single chip.

In recent years, the transition to advanced technology nodes such as 3nm and the emerging 2nm process has marked a significant milestone in semiconductor manufacturing. These nodes enable higher transistor density, improved performance, and enhanced energy efficiency. However, as scaling approaches physical and material limits, traditional design and manufacturing techniques face increasing challenges.

This has led to the development of innovative solutions, including advanced lithography techniques such as Extreme Ultraviolet (EUV) lithography and new transistor architectures like FinFET and Gate-All-Around Field-Effect Transistors (GAAFET).

Alongside manufacturing advancements, semiconductor design methodologies are also evolving. The integration of artificial intelligence (AI) in chip design has enabled faster optimization, improved accuracy, and reduced time-to-market. Additionally, the exploration of new materials beyond conventional silicon is helping to overcome performance bottlenecks and enhance device reliability.

This paper presents a comprehensive review of recent trends in semiconductor manufacturing, with a particular focus on 2nm and 3nm chip design technologies. It aims to analyze key innovations, examine their practical applications, and discuss the challenges associated with next-generation semiconductor fabrication. By understanding these developments, the study provides insights into the future direction of the semiconductor industry and its impact on emerging technologies.

Advanced Technology Nodes (3nm AND 2nm)

The continuous scaling of semiconductor technology nodes has been a key driver of performance improvement in modern electronic devices. Advanced nodes such as 3nm and the emerging 2nm represent the latest milestones in this progression, enabling the integration of billions of transistors onto a single chip. This increased transistor density directly contributes to higher computational power and improved energy efficiency.

The 3nm technology node has already been adopted in cutting-edge processors, offering significant improvements in speed and reduced power consumption compared to previous generations such as 5nm. These enhancements are primarily achieved through refined fabrication techniques and optimized transistor architectures. However, as device dimensions shrink further, physical limitations such as short-channel effects and leakage currents become more prominent.

To address these challenges, the transition from 3nm to 2nm technology introduces a major architectural shift from FinFET (Fin Field-Effect Transistor) to Gate-All-Around Field-Effect Transistors (GAAFET). Unlike FinFETs, where the gate controls the channel from three sides, GAAFET structures surround the channel completely, providing superior electrostatic control. This results in reduced power leakage, improved switching performance, and enhanced scalability for future nodes.



Fig. 1. Flowchart of Chip Design

Furthermore, advanced nodes rely heavily on technologies such as Extreme Ultraviolet (EUV) lithography to achieve precise patterning at nanoscale dimensions. Despite these advancements, the development of 2nm and 3nm technologies involves significant challenges, including increased manufacturing complexity, higher production costs, and stringent process control requirements.

Overall, the evolution toward 2nm and 3nm nodes represents a critical trend in semiconductor manufacturing, enabling next-generation applications such as artificial intelligence, high-performance computing, and advanced mobile systems.

Extreme Ultraviolet (EUV) Lithography

Extreme Ultraviolet (EUV) lithography is a key technological advancement enabling the fabrication of modern semiconductor devices at 3nm and upcoming 2nm nodes. As transistor sizes shrink to the nanometer scale, traditional photolithography techniques using deep ultraviolet (DUV) light face limitations in achieving the required precision. EUV lithography overcomes these challenges by using light with a much shorter wavelength (around 13.5 nm), allowing for the creation of extremely fine circuit patterns.

One of the major advantages of EUV lithography is its ability to reduce the number of patterning steps required in chip manufacturing. This simplifies the fabrication process, improves accuracy, and reduces defects. As a result, manufacturers can achieve higher transistor density and better performance while maintaining energy efficiency.

EUV technology plays a critical role in enabling advanced nodes like 3nm and 2nm by supporting precise pattern transfer and minimizing variations at the nanoscale. However, the implementation of EUV lithography also introduces challenges. The equipment required is expensive and complex, involving high-energy light sources, vacuum environments, and sophisticated optical systems. Additionally, maintaining mask quality and minimizing defects remain ongoing research areas.

Despite these challenges, EUV lithography has become an essential component of next-generation semiconductor manufacturing. Its adoption marks a significant shift in fabrication technology, enabling continued scaling and supporting the development of high-performance computing, AI processors, and advanced electronic devices.

3D Integrated Circuits (3D ICs)

As semiconductor scaling approaches physical and economic limits, 3D Integrated Circuits (3D ICs) have emerged as a promising solution to enhance performance without relying solely on transistor miniaturization. Unlike traditional two-dimensional (2D) chip designs, 3D ICs involve vertically stacking multiple layers of integrated circuits, thereby improving space utilization and enabling higher device density.

One of the key advantages of 3D IC technology is the reduction in interconnect length between components. In conventional planar designs, signals must travel longer distances, leading to increased latency and power consumption. By stacking chips vertically, 3D ICs significantly reduce these distances, resulting in faster data transfer, improved performance, and lower energy usage.

Technologies such as Through-Silicon Vias (TSVs) play a crucial role in enabling vertical interconnections between stacked layers. This allows efficient communication between different functional units, such as processors and memory. As a result, 3D ICs are widely used in high-performance computing systems, advanced memory architectures (e.g., HBM – High Bandwidth Memory), and AI accelerators.

Furthermore, 3D integration supports heterogeneous integration, where different types of chips (logic, memory, sensors) are combined into a single package. This enhances system functionality and flexibility, making it highly suitable for modern applications such as AI, IoT, and data centers.

However, despite its advantages, 3D IC technology also presents several challenges. Thermal management becomes a critical issue due to heat accumulation in stacked layers. Additionally, manufacturing complexity, alignment precision, and increased production costs pose significant hurdles.

Overall, 3D ICs represent a major trend in semiconductor manufacturing, offering an effective alternative to traditional scaling and playing a vital role in the development of next-generation electronic systems.

Artificial Intelligence (AI) In Semiconductor Design And Manufacturing

Artificial Intelligence (AI) has become a transformative tool in semiconductor design and manufacturing, addressing the increasing complexity associated with advanced nodes such as 3nm and 2nm. As chip designs grow more intricate, traditional manual and rule-based approaches are no longer sufficient to achieve optimal performance and efficiency. AI-driven techniques are now widely used to automate and enhance various stages of chip development.

One of the primary applications of AI in semiconductor design is in Electronic Design Automation (EDA). AI algorithms can analyze vast design datasets to optimize chip layouts, improve transistor placement, and reduce signal delays. This results in faster design cycles, reduced errors, and improved overall chip performance. Companies are increasingly adopting AI to minimize time-to-market while maintaining high design accuracy.

In manufacturing, AI is used for process optimization, defect detection, and predictive maintenance. Machine learning models can identify patterns in production data to detect potential defects early, thereby improving yield and reducing waste. AI also helps in monitoring equipment performance and predicting failures, which enhances manufacturing efficiency and reduces downtime.

Additionally, AI plays a critical role in power and thermal optimization, which are major challenges in advanced semiconductor nodes. By analyzing real-time data, AI systems can dynamically adjust design parameters to improve energy efficiency and manage heat dissipation effectively.

Despite its advantages, the integration of AI in semiconductor manufacturing also presents challenges, such as the need for large datasets, high computational resources, and concerns related to model reliability and interpretability.

Overall, AI is emerging as a key enabler in next-generation semiconductor technologies, significantly improving design productivity, manufacturing efficiency, and chip performance. Its role is expected to grow further as the industry moves toward more advanced and complex chip architectures.

Applications Of Advanced Semiconductor Technologies

Advanced semiconductor technologies such as 3nm and emerging 2nm chip designs are enabling a wide range of modern applications across multiple industries. In consumer electronics, these chips are used in smartphones, laptops, and wearable devices, providing higher processing speeds and improved battery life. The increased transistor density and energy efficiency make them ideal for compact and high-performance devices.

In the field of artificial intelligence (AI) and machine learning, advanced chips play a crucial role in handling large-scale data processing and complex computations. Data centers and cloud computing platforms rely on these high-performance processors to deliver faster and more efficient services.

The automotive industry is also benefiting significantly from advanced semiconductor technologies. Electric vehicles (EVs), autonomous driving systems, and advanced driver-assistance systems (ADAS) require powerful and reliable chips for real-time data processing and decision-making.

Additionally, these technologies are widely used in Internet of Things (IoT) devices, smart cities, and communication systems such as 5G networks, where efficiency, speed, and scalability are critical.

Challenges In Semiconductor Manufacturing

Despite remarkable advancements in semiconductor technology, the manufacturing of advanced nodes such as 3nm and 2nm presents several significant challenges. One of the primary concerns is the increasing complexity of fabrication processes. As transistor dimensions continue to shrink, maintaining precision and consistency at the nanoscale becomes increasingly difficult.

Another major challenge is the rising cost of semiconductor manufacturing. Advanced fabrication facilities require sophisticated equipment, cleanroom environments, and highly specialized process technologies. The implementation of technologies such as Extreme Ultraviolet (EUV) lithography significantly increases capital investment and operational expenses.

Thermal management is also becoming a critical issue. Higher transistor densities generate more heat, which can negatively impact performance, reliability, and device lifespan. Efficient heat dissipation techniques and advanced packaging methods are therefore essential.

In addition, process variability and defect control remain key concerns. Small variations during fabrication can lead to performance inconsistencies and reduced manufacturing yield. Maintaining quality and reliability while achieving high production volumes continues to be a complex task.

Supply chain limitations and material availability further influence semiconductor manufacturing. The demand for advanced materials and specialized equipment creates dependencies that may affect production scalability and market availability.

Addressing these challenges requires continuous innovation in materials, manufacturing methods, automation, and semiconductor architecture design.

Future Scope

The future of semiconductor manufacturing is expected to extend beyond traditional transistor scaling and continue toward more intelligent and efficient computing systems. Emerging technologies such as 2nm and future sub-2nm processes are likely to focus not only on miniaturization but also on architectural innovation and advanced integration methods.

One of the most promising directions is the adoption of new transistor structures such as Gate-All-Around Field-Effect Transistors (GAAFET) and future nanosheet-based architectures. These designs are expected to improve power efficiency and overcome limitations associated with conventional FinFET structures.

Advanced packaging technologies, including 3D integration and heterogeneous integration, are anticipated to play a greater role in future chip development. These approaches will allow multiple functional components to be integrated within a compact package, improving overall system performance.

Artificial intelligence is expected to become more deeply integrated into both semiconductor design and manufacturing workflows. AI-assisted optimization techniques will support faster development cycles and improved manufacturing outcomes.

Furthermore, research into alternative materials beyond silicon, including compound semiconductors and advanced substrates, may open new opportunities for achieving superior device characteristics.

Overall, future semiconductor development will focus on achieving higher performance, lower energy consumption, improved reliability, and scalable manufacturing processes to support emerging applications across industries.

Abbreviations And Acronyms

Table 1: List Of Abbreviations

Abbreviation	Full Form
AI	Artificial Intelligence
IC	Integrated Circuit
EUV	Extreme Ultraviolet
DUV	Deep Ultraviolet
FinFET	Fin Field-Effect Transistor
GAAFET	Gate-All-Around Field-Effect Transistor
EDA	Electronic Design Automation
TSV	Through-Silicon Via
3D IC	Three-Dimensional Integrated Circuit
HBM	High Bandwidth Memory
IoT	Internet of Things
EV	Electric Vehicle
ADAS	Advanced Driver-Assistance Systems
nm	Nanometer

References

S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, 3rd ed. Hoboken, NJ, USA: Wiley, 2007.

Y. Taur and T. H. Ning, *Fundamentals of Modern VLSI Devices*, 2nd ed. Cambridge, U.K.: Cambridge Univ. Press, 2013.

C. Auth et al., “A 3nm logic technology featuring gate-all-around transistors for high performance and low power applications,” in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, 2022, pp. 1–4.

International Roadmap for Devices and Systems (IRDS), “More Moore,” 2023. [Online]. Available: https://irds.ieee.org/

A. B. Kahng, “Machine learning applications in VLSI design,” *IEEE Design & Test*, vol. 37, no. 2, pp. 14–21, Apr. 2020.

M. Bohr and I. A. Young, “CMOS scaling trends and beyond,” *IEEE Micro*, vol. 37, no. 6, pp. 20–29, Nov.–Dec. 2017.

H. Mertens et al., “Vertically stacked nanosheet transistors for 2nm technology,” in *Proc. IEEE Symp. VLSI Technology*, 2021.

J. A. del Alamo, “Nanometer-scale electronics with III–V compound semiconductors,” *Nature*, vol. 479, pp. 317–323, 2011.