Aarthi GS, Kannan EP. Clock-Gated Dual Edge-Triggered Flip-Flop Architectures for Low-Power VLSI Systems. IJACECT [Internet]. 2026 Jul. 1 [cited 2026 Jul. 17];15(2):169-76. Available from: https://journals.mriindia.com/index.php/ijacect/article/view/3703