Aarthi, G. S., and E. P. Kannan. “Clock-Gated Dual Edge-Triggered Flip-Flop Architectures for Low-Power VLSI Systems”. International Journal on Advanced Computer Engineering and Communication Technology 15, no. 2 (July 1, 2026): 169–176. Accessed July 17, 2026. https://journals.mriindia.com/index.php/ijacect/article/view/3703.