G. S. Aarthi and E. P. Kannan, “Clock-Gated Dual Edge-Triggered Flip-Flop Architectures for Low-Power VLSI Systems”, IJACECT, vol. 15, no. 2, pp. 169–176, Jul. 2026.