Aarthi, G. S. and Kannan, E. P. (2026) “Clock-Gated Dual Edge-Triggered Flip-Flop Architectures for Low-Power VLSI Systems”, International Journal on Advanced Computer Engineering and Communication Technology, 15(2), pp. 169–176. doi: 10.65521/ijacect.v15i2.3703.