Aarthi, G. S., and E. P. Kannan. 2026. “Clock-Gated Dual Edge-Triggered Flip-Flop Architectures for Low-Power VLSI Systems”. International Journal on Advanced Computer Engineering and Communication Technology 15 (2):169-76. https://journals.mriindia.com/index.php/ijacect/article/view/3703.