Aarthi, G. S., & Kannan, E. P. (2026). Clock-Gated Dual Edge-Triggered Flip-Flop Architectures for Low-Power VLSI Systems. International Journal on Advanced Computer Engineering and Communication Technology, 15(2), 169–176. https://doi.org/10.65521/ijacect.v15i2.3703