Aarthi, G. S.; Kannan, E. P. Clock-Gated Dual Edge-Triggered Flip-Flop Architectures for Low-Power VLSI Systems. IJACECT 2026, 15, 169-176.