Aarthi, G.S. and Kannan, E.P. 2026. Clock-Gated Dual Edge-Triggered Flip-Flop Architectures for Low-Power VLSI Systems. International Journal on Advanced Computer Engineering and Communication Technology. 15, 2 (Jul. 2026), 169–176. DOI:https://doi.org/10.65521/ijacect.v15i2.3703.